Zero-level packaging of MEMS in standard CMOS technology

E. Marigó, J. L. Lopez, G. Murillo, F. Torres, J. Giner, A. Uranga, G. Abadal, J. Esteve, N. Barniol

Research output: Contribution to journalArticleResearchpeer-review

16 Citations (Scopus)


A novel technique for global packaging of MEMS devices using standard CMOS technology is presented. A MEMS polysilicon resonator is fabricated and on-chip packaged using two metal layers already available from the CMOS technology. A simple buffered HF wet etching process is performed in house to release the MEMS resonator while metal deposition is used to vacuum seal the zero-level package. Both post-processing steps are carried out on CMOS chips. The design of the metal layers is carefully done in order to avoid the degradation of the MEMS. The electrical frequency response of the resonator is used for testing the performance of the final package. Electrical measurements and physical characterization demonstrate proper performance of the MEMS resonator and package.

Original languageEnglish
Article number064009
JournalJournal of Micromechanics and Microengineering
Issue number6
Publication statusPublished - 1 Jun 2010


Dive into the research topics of 'Zero-level packaging of MEMS in standard CMOS technology'. Together they form a unique fingerprint.

Cite this