Short destabilizing paths in timing verification

Jordi Carrabina Bordoll, Lluis Ribas Xirgo, 10.1109/ICCD.1994.331879 doi: (Editor)

Research output: Chapter in BookChapterResearch

Original languageEnglish
Title of host publicationProceedings 1994 IEEE International Conference on Computer Design: VLSI in Computers and Processors
Place of Publication(US)
Pages160-163
Number of pages3
Edition1
Publication statusPublished - 1 Jan 1994

Cite this