Influence of the interface trap location in the performance and variability of ultra-scaled MOSFETs

Research output: Contribution to journalArticleResearch

12 Citations (Scopus)
Original languageEnglish
Pages (from-to)1243-1246
JournalMicroelectronics Reliability
Volume53
Issue number9
Publication statusPublished - 1 Jan 2013

Cite this