Fabrication of CMOS retrograde wells by doping compensation with ion implantation

J. Montserrat; J. Bausells; E. Lora-Tamayo; F. Serra-Mestres

doi:10.1016/0042-207X(89)90017-1

Fabrication of CMOS retrograde wells by doping compensation with ion implantation

J. Montserrat, J. Bausells, E. Lora-Tamayo, F. Serra-Mestres

Department of Physics

Research output: Contribution to journal › Article › Research › peer-review

Abstract

A process for a retrograde well obtained by partial compensation of doping in the surface region is described. This structure is useful to reduce the latch-up susceptibility in CMOS technology. The process has been designed using the SUPREM program. Sample characterization has been carried out by the spreading resistance technique and by the four-point probe method. Good agreement has been obtained between simulated and experimental values. © 1989.

Original language	English
Pages (from-to)	687-690
Journal	Vacuum
Volume	39
Issue number	7-8
DOIs	https://doi.org/10.1016/0042-207X(89)90017-1
Publication status	Published - 1 Jan 1989

Access to Document

10.1016/0042-207X(89)90017-1

Fingerprint Dive into the research topics of 'Fabrication of CMOS retrograde wells by doping compensation with ion implantation'. Together they form a unique fingerprint.

Cite this

@article{37c08b1b41854a1a8c50b6a61a232a01,

title = "Fabrication of CMOS retrograde wells by doping compensation with ion implantation",

abstract = "A process for a retrograde well obtained by partial compensation of doping in the surface region is described. This structure is useful to reduce the latch-up susceptibility in CMOS technology. The process has been designed using the SUPREM program. Sample characterization has been carried out by the spreading resistance technique and by the four-point probe method. Good agreement has been obtained between simulated and experimental values. {\textcopyright} 1989.",

author = "J. Montserrat and J. Bausells and E. Lora-Tamayo and F. Serra-Mestres",

year = "1989",

month = jan,

day = "1",

doi = "10.1016/0042-207X(89)90017-1",

language = "English",

volume = "39",

pages = "687--690",

journal = "Vacuum",

issn = "0042-207X",

publisher = "Elsevier Limited",

number = "7-8",

}

TY - JOUR

T1 - Fabrication of CMOS retrograde wells by doping compensation with ion implantation

AU - Montserrat, J.

AU - Bausells, J.

AU - Lora-Tamayo, E.

AU - Serra-Mestres, F.

PY - 1989/1/1

Y1 - 1989/1/1

N2 - A process for a retrograde well obtained by partial compensation of doping in the surface region is described. This structure is useful to reduce the latch-up susceptibility in CMOS technology. The process has been designed using the SUPREM program. Sample characterization has been carried out by the spreading resistance technique and by the four-point probe method. Good agreement has been obtained between simulated and experimental values. © 1989.

AB - A process for a retrograde well obtained by partial compensation of doping in the surface region is described. This structure is useful to reduce the latch-up susceptibility in CMOS technology. The process has been designed using the SUPREM program. Sample characterization has been carried out by the spreading resistance technique and by the four-point probe method. Good agreement has been obtained between simulated and experimental values. © 1989.

U2 - 10.1016/0042-207X(89)90017-1

DO - 10.1016/0042-207X(89)90017-1

M3 - Article

VL - 39

SP - 687

EP - 690

JO - Vacuum

JF - Vacuum

SN - 0042-207X

IS - 7-8

ER -