A process for a retrograde well obtained by partial compensation of doping in the surface region is described. This structure is useful to reduce the latch-up susceptibility in CMOS technology. The process has been designed using the SUPREM program. Sample characterization has been carried out by the spreading resistance technique and by the four-point probe method. Good agreement has been obtained between simulated and experimental values. © 1989.