A general purpose computer emulator

Emilio Luque Fadon; Lorenzo Moreno Ruiz; JoséF Tirado Fernandez

doi:10.1016/0303-1268(78)90001-9

A general purpose computer emulator

Emilio Luque Fadon, Lorenzo Moreno Ruiz, JoséF Tirado Fernandez

Research output: Contribution to journal › Article › Research › peer-review

Abstract

The emulator is organized as a set of four asynchronous units which carry out specific functions and which can work in a concurrent form. This units are: The Master Control, the Instruction Management, the Memory and the Data Management. The master control distributes the jobs that each unit should accomplish. The processor communication system is based in the Dijkstra's binary semaphore concept. In order to simplify the microinterpreters construction, the emulator has the following features: 1) A flexible and reformable structure with a variable length of processing; 2) A decoding and field extraction mechanism for the instructions, based on an associative memory, a barrel shifter and a mask circuit; 3) A microinstruction set with a high-level semantic. © 1978.

Original language	English
Pages (from-to)	133-140
Journal	Journal of Systems Architecture
Volume	4
DOIs	https://doi.org/10.1016/0303-1268(78)90001-9
Publication status	Published - 1 Jan 1978

Access to Document

10.1016/0303-1268(78)90001-9

Cite this

@article{09963805d26543578b4da314cfcba2ce,

title = "A general purpose computer emulator",

abstract = "The emulator is organized as a set of four asynchronous units which carry out specific functions and which can work in a concurrent form. This units are: The Master Control, the Instruction Management, the Memory and the Data Management. The master control distributes the jobs that each unit should accomplish. The processor communication system is based in the Dijkstra's binary semaphore concept. In order to simplify the microinterpreters construction, the emulator has the following features: 1) A flexible and reformable structure with a variable length of processing; 2) A decoding and field extraction mechanism for the instructions, based on an associative memory, a barrel shifter and a mask circuit; 3) A microinstruction set with a high-level semantic. {\textcopyright} 1978.",

author = "Fadon, {Emilio Luque} and Ruiz, {Lorenzo Moreno} and {Tirado Fernandez}, Jos{\'e}F",

year = "1978",

month = jan,

day = "1",

doi = "10.1016/0303-1268(78)90001-9",

language = "English",

volume = "4",

pages = "133--140",

}

TY - JOUR

T1 - A general purpose computer emulator

AU - Fadon, Emilio Luque

AU - Ruiz, Lorenzo Moreno

AU - Tirado Fernandez, JoséF

PY - 1978/1/1

Y1 - 1978/1/1

N2 - The emulator is organized as a set of four asynchronous units which carry out specific functions and which can work in a concurrent form. This units are: The Master Control, the Instruction Management, the Memory and the Data Management. The master control distributes the jobs that each unit should accomplish. The processor communication system is based in the Dijkstra's binary semaphore concept. In order to simplify the microinterpreters construction, the emulator has the following features: 1) A flexible and reformable structure with a variable length of processing; 2) A decoding and field extraction mechanism for the instructions, based on an associative memory, a barrel shifter and a mask circuit; 3) A microinstruction set with a high-level semantic. © 1978.

AB - The emulator is organized as a set of four asynchronous units which carry out specific functions and which can work in a concurrent form. This units are: The Master Control, the Instruction Management, the Memory and the Data Management. The master control distributes the jobs that each unit should accomplish. The processor communication system is based in the Dijkstra's binary semaphore concept. In order to simplify the microinterpreters construction, the emulator has the following features: 1) A flexible and reformable structure with a variable length of processing; 2) A decoding and field extraction mechanism for the instructions, based on an associative memory, a barrel shifter and a mask circuit; 3) A microinstruction set with a high-level semantic. © 1978.

U2 - 10.1016/0303-1268(78)90001-9

DO - 10.1016/0303-1268(78)90001-9

M3 - Article

VL - 4

SP - 133

EP - 140

ER -

A general purpose computer emulator

Abstract

Access to Document

Fingerprint

Cite this