Feasible Device Architectures for Ultrascaled CNTFETs

Anibal Pacheco-Sanchez, Florian Fuchs, Sven Mothes, Andreas Zienert, Jorg Schuster, Sibylle Gemming, Martin Claus

Producció científica: Contribució a revistaArticleRecercaAvaluat per experts

17 Cites (Scopus)

Resum

Feasible device architectures for ultrascaled carbon nanotubes field-effect transistors (CNTFETs) are studied down to 5.9 nm using a multiscale simulation approach covering electronic quantum transport simulations and numerical device simulations. Schottky-like and ohmiclike contacts are considered. The simplified approach employed in the numerical device simulator is critically evaluated and verified by means of comparing the results with electronic quantum simulation results of an identical device. Different performance indicators, such as the switching speed, switching energy, the subthreshold slope, I on /I off -ratio, among others, are extracted for different device architectures. These values guide the evaluation of the technology for different application scenarios. For high-performance logic applications, the buried gate CNTFET is claimed to be the most suitable structure
Idioma originalAnglès
Pàgines (de-a)100-107
Nombre de pàgines8
RevistaIEEE Transactions on Nanotechnology
Volum17
Número1
DOIs
Estat de la publicacióPublicada - 1 de gen. 2018

Fingerprint

Navegar pels temes de recerca de 'Feasible Device Architectures for Ultrascaled CNTFETs'. Junts formen un fingerprint únic.

Com citar-ho